project_1 - [C:/Users/ganes/project_1/project_1.xpr] - Vivado 2026.1

File Edit Flow Tools Reports Window Layout View Run Help Quick Access

write_bitstream ERROR

FLOW NAVIGATOR

- IP Integrator
  - Create Block Design
  - Open Block Design
  - Generate Block Design
- Simulation
  - Run Simulation
- RTL Analysis
  - Run Linter
  - Open Elaborated Design
    - Report Methodology
    - Report DRC
    - Schematic
- Synthesis
  - Run Synthesis
  - Open Synthesized Design
- Implementation
  - Run Implementation
  - Open Implemented Design
- Program and Debug
  - Generate Bitstream

10 us

Default Layout

Simulation - Behavioral Simulation - Functional - sim_1 - tb_alu_4bit


Scope | Sources

Name	Design Unit	Block Type
tb_alu_4bit	tb_alu_4bit	Verilog Module
uut	alu_4bit	Verilog Module
glbl	glbl	Verilog Module

Objects | Protocol I

Name	Value	Data Type
A[3:0]	6	Array
B[3:0]	3	Array
Sel[1:0]	3	Array
Result[3:0]	7	Array
Carry	0	Logic

ALU_4Bit.v | tb_alu_4bit.v | Untitled 3 | Untitled 4



Tcl Console | Messages | Log

```
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 3355.160 ; gain = 0.000
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
```

Type a Tcl command here

Sim Time: 40 ns

31°C Partly cloudy

Search

ENG IN

18:43 01-11-2026